Synergistic Co-Design of Hardware and Software for Structured and Unstructured Grid Computations



E. de Sturler, W. Feng (PI), C. Roy, A. Sandu, D. Tafti



J. Edwards, H. Luo, F. Mueller



Air Force Office of Scientific Research (AFOSR) Basic Research Initiative Transformational Computing via Co-Design of High-Performance Algorithms & HW Computational Mathematics Program via Grant No. FA9550-12-1-0442 Program Manager: Fariba Fahroo



Vision

- Synergistic co-design process for the structured/unstructured grid motifs (or dwarfs) in computational fluid dynamics (CFD) to support aerodynamic predictions for micro-air vehicles (MAVs).
 - Malleable and maintainable **algorithms**
 - ... that can be mapped and optimized in **software**
 - ... onto the right type of processing core in hardware
 - ... at the right time
 - ... to deliver multiplicative speed-up that would *not* have possible by Moore's Law alone (e.g., $88x \rightarrow 371x$, as noted above)
 - Co-design feedback to vendors to guide future hardware design
 - Enabling of domain scientists and engineers to focus on their science and engineering rather than the *computer* science and engineering





Theoretical 1600x



Why Synergistic Co-Design?

• Exascale is coming ... why worry?

System Attributes	2010	"2015"		"2020"	
System peak	2 Petaflops	200-300 Petaflops		I Exaflop = 1000 Petaflop:	
Power	6 MW	I5 MVV		20-30 MVV	
System memory	0.3 PB	5 PB		32-64 PB	
Node performance	125 GF	0.5 TF	7 T F	I TF	I0 TF
Node memory BW	25 GB/s	0.1 TB/sec	I TB/sec	0.4 TB/sec	4 TB/sec
Node concurrency	12	O(100)	O(1,000)	O(1,000)	O(10,000)
System size (nodes)	18,700	50,000	5,000	I,000,000	100,000
Total Node Interconnect BW	I.5 GB/s	20 GB/sec		200 GB/sec	
МТТІ	days	O(Iday)		O(I day)	

Source: Kathy Yelick (Lawrence Berkeley National Laboratory)







VirginiaTech

SyNeRG ? synergy.cs.vt.edu

Site	Computer	Cores	HPL Rmax (Pflops)	HPL Rank	HPCG (Pflops)	HPCG/ HPL
NSCC / Guangzhou	Tianhe-2 NUDT, Xeon 12C 2.2GHz + Intel Xeon Phi 57C + Custom	3,120,000	33.9	1	.580	1.7%
RIKEN Advanced Inst for Comp Sci	K computer Fujitsu SPARC64 VIIIfx 8C + Custom	705,024	10.5	4	.427	4.1%
DOE/OS Oak Ridge Nat Lab	Titan, Cray XK7 AMD 16C + Nvidia Kepler GPU 14C + Custom	560,640	17.6	2	.322	1.8%
DOE/OS Argonne Nat Lab	Mira BlueGene/Q, Power BQC 16C 1.60GHz + Custom	786,432	8.59	5	. 101#	1.2%
Swiss CSCS	Piz Daint, Cray XC30, Xeon 8C + Nvidia Kepler 14C + Custom	115,984	6.27	6	.099	1.6%
Leibniz Rechenzentrum	SuperMUC, Intel 8C + IB	147,456	2.90	12	.0833	2.9%
CEA/TGCC-GENCI	Curie tine nodes Bullx B510 Intel Xeon 8C 2.7 GHz + IB	79,504	1.36	26	.0491	3.6%
Exploration and Production Eni S.p.A.	HPC2, Intel Xeon 10C 2.8 GHz + Nvidia Kepler 14C + IB	62,640	3.00	11	.0489	1.6%
DOE/OS L Berkeley Nat Lab	Edison Cray XC30, Intel Xeon 12C 2.4GHz + Custom	132,840	1.65	18	.0439 #	2.7%
Texas Advanced Computing Center	Stampede, Dell Intel (8c) + Intel Xeon Phi (61c) + IB	78,848	.881*	7	.0161	1.8%
Meteo France	Beaufix Bullx B710 Intel Xeon 12C 2.7 GHz + IB	24,192	.469 (.467*)	79	.0110	2.4%
Meteo France	Prolix Bullx B710 Intel Xeon 2.7 GHz 12C + IB	23,760	.464 (.415*)	80	.00998	2.4%
U of Toulouse	CALMIP Bullx DLC Intel Xeon 10C 2.8 GHz + IB	12,240	.255	184	.00725	2.8%
Cambridge U	Wilkes, Intel Xeon 6C 2.6 GHz + Nvidia Kepler 14C + IB	3584	.240	201	.00385	1.6%
TiTech	TUSBAME-KFC Intel Xeon 6C 2.1 GHz + IB	2720	.150	436	.00370	2.5%

HPCG / HPL for TOP500 Supercomputers

VirginiaTech Invent the Future Source: Ja

1872

Source: Jack Dongarra, Oak Ridge and http://tiny.cc/hpcg



The Context for Synergistic Co-Design

Massive parallelism w/ increasing heterogeneity in computing resources



Heterogeneous Systems in HPC

- Statistics
 - Four of the top 10 systems
 - Performance share in Top500 systems
 5% (2009) → 35% (2014)
- HokieSpeed

'irginia'lech

Invent the Future

 CPU+GPU heterogeneous supercomputer with large-scale visualization wall

HokieSpeed Viz Wall

(Eight 46" 3D HDTVs)

 Debuted as the GREENEST commodity supercomputer in the U.S. in Nov. 2011

top500.org Tianhe-2 (MilkyWay-2) - TH-IVB-FEP Cluster. Intel Xeon E5-2692 12C 2.200GHz, TH Express-2, Intel Xeon Phi 31S1P NUD Tianhe-2 Titan - Cray XK7, Opteron 6274 16C 2.200GHz, Crav Gemin Innovation interconnect, NVIDIA K20x Cray Inc. Today Tomorrow Sequoia - BlueGene/Q, Power BQC 16C 1.60 GHz, Custom IBM K computer, SPARC64 VIIIfx 4 2.0GHz, Tofu interconnect Fujitsu 22nm process PCIe coprocesso 14nm Standalone CPU Mira - BlueGene/Q, Power BQC 16C 1.60GHz, Custom IBM Piz Daint - Cray XC30, Xeon E5-2670 8C 2.600GHz, Aries interconnect, NVIDIA K20x Cray Inc. Stampede - PowerEdge C8220, EGREEN Xeon E5-2680 8C 2.700GHz Infiniband FDR. Intel Xeon Ph SE10P Dell JUQUEEN - BlueGene/Q, Power BQC 16C 1.600GHz, Custom Interconnect IBM Vulcan - BlueGene/Q, Power BQC 16C 1.600GHz, Custom Interconnect IBM Cray XC30, Intel Xeon E5-2697v2 12C 2.7GHz, Aries interconnect Cray Inc.



Source:

Top 10

Heterogeneous Systems in HPC



SyNeRG

synergy.cs.vt.edu

Green500 Rank	MFLOPS/W	Site*	Computer*	Total Power (kW)
1	4,503.17	GSIC Center, Tokyo Institute of Technology	TSUBAME-KFC - LX 1U-4GPU/104Re-1G Cluster, Intel Xeon E5-2620v2 6C 2.100GHz, Infiniband FDR NVIDIA K20x	27.78
2	3,631.86	Cambridge University	Wilkes - Dell T620 Cluster, Intel Xeon E5-2630v2 6C 2.600GHz, Infiniband FDR, NVIDIA K20	52.62
3	3,517.84	Center for Computational Sciences, University of Tsukuba	HA-PACS TCA - Cray 3623G4-SM Cluster, Intel Xeon E5- 2680v2 10C 2.800GHz, Infiniband QDR NVIDIA K20x	78.77
4	3,185.91	Swiss National Supercomputing Centre (CSCS)	Piz Daint - Cray XC30, Xeon E5-2670 8C 2.600GHz, Aries interconnect NVIDIA K20x Level 3 measurement data available	1,753.66
5	3,130.95	ROMEO HPC Center - Champagne-Ardenne	romeo - Bull R421-E3 Cluster, Intel Xeon E5-2650v2 8C 2.600GHz, Infiniband FDR NVIDIA K20x	81.41
6	3,068.71	GSIC Center, Tokyo Institute of Technology	TSUBAME 2.5 - Cluster Platform SL390s G7, Xeon X5670 6C 2.930GHz, Infiniband QDR NVIDIA K20x	922.54
7	2,702.16	University of Arizona	iDataPlex DX360M4, Intel Xeon E5-2650v2 8C 2.600GHz, Infiniband FDR14, NVIDIA K20x	53.62
8	2,629.10	Max-Planck-Gesellschaft MPI/IPP	iDataPlex DX360M4, Intel Xeon E5-2680v2 10C 2.800GHz, Infiniband NVIDIA K20x	269.94
9	2,629.10	Financial Institution	iDataPlex DX360M4, Intel Xeon E5-2680v2 10C 2.800GHz, Infiniband NVIDIA K20x	55.62
10	2,358.69	CSIRO	CSIRO GPU Cluster - Nitro G16 3GPU, Xeon E5-2650 8C 2.000GHz, Infiniband FDR Nvidia K20m	71.01
11	2,351.10	King Abdulaziz City for Science and Technology	SANAM - Adtech, ASUS ESC4000/FDR G2, Xeon E5-2650 8C 2.000GHz, Infiniband FDR AMD FirePro S10000	179.15

FGREEN

5

are all GPU-accelerated.

Top 15 systems on



Roadmap

- Vision
- Motivation
- Approach: Synergistic Co-Design
- Artifacts
 - Optimized CFD Codes
 - CoreTSAR / AffinityTSAR
 - MetaMorph
 - MPI-ACC
 - VOCL:Virtual OpenCL
- Achievements & Publications
- Next Steps

irginia'l'ech

Invent the Future

Generalize, as presented at a White House **BIGDATA** Event in May 2013



synergy.cs.vt.edu

SyNeRG synergy.cs.vt.edu

It's More than Co-Design for Performance ... "Productivity = Performance + Programmability + Portability"

- Programmability and Portability? Who Cares?
 - Five years from now, you will NOT know what hardware will look like.
 - Re-write software if code is not portable.
 - Case Study: Quantum Chemistry @ Stanford (~1,000,000 CUDA SLOC)*
 - What has Stanford been doing to get their code to run on other platforms?
- Performance in the Context of Programmability and Portability
 - Hardware/Software Co-Design (No Change in Algorithm)
 - Automated optimization (-O3) → advanced manual optimization → advanced automated optimization
 - Integrated Hardware/Software/Algorithm Co-Design
 - Manual co-design \rightarrow automated co-design

* CU2CL: Automated CUDA-to-OpenCL Source-to-Source Translator could auto-translate the ~ 1,000,000 CUDA source lines of code (SLOC), which is part of our synergistic co-design ecosystem, but it only addresses functional portability for now.

"Productivity = Performance + Programmability + Portability"

Invent the Future

synergy.cs.vt.edu

"Productivity = Performance + Programmability + Portability"

Roadmap

- Vision
- Motivation
- Approach:
 Synergistic Co-Design
- Artifacts
 - Optimized CFD Codes
 - CoreTSAR / AffinityTSAR
 - MetaMorph
 - MPI-ACC
 - VOCL:Virtual OpenCL
- Achievements & Publications
- Next Steps

HokieSpeed Viz Wall (Eight 46" 3D HDTVs)

Hardware

Algorithms/

Software

Intra-Node Ecosystem for Heterogeneous Parallel Computing

Heterogeneous Parallel Computing Platform

VirginiaTech

Targeted CFD Codes

SENSEI (C. Roy, Virginia Tech)

- Structured, multiblock, 2nd order, finite-volume code
- Artificial compressibility method
- 2nd-order spatial accuracy
- Artificial compressibility (AC)

GenIDLEST (D.Tafti, Virginia Tech)

- Structured, multiblock, 2nd order, finite-volume code
- Pressure projection method
- Arbitrary Lagrangian/Eulerian (ALE) and immersed boundary methods (IBM)

RDGFLO (H. Luo, NCSU)

- Unstructured, discontinuous Galerkin (DG) method
- High-order solution of compressible flows
- ALE

INCOMP3D (J. Edwards, NCSU)

- Structured, multiblock finite-volume code
- Second or higher order spatial accuracy
- ALE and IBM

Testbed Codes

- Lid-Driven Cavity
- SENSEI Lite

Performance: Hardware/Software Co-Design

Incompressible Navier-Stokes (INS) Finite-Difference Code

- Recap
 - 2D Cartesian grid FDM
 - Solves INS using artificial compressibility (lid-driven cavity benchmark case)
 - Ported from existing Fortran code to run on GPUs using OpenACC + PGI compiler
- Recent work focused on performance optimization of OpenACC code and running on multiple GPUs.
- Newer versions of PGI compiler (14.x) support more accelerator platforms, including AMD GPUs.

Speedup of INS code on several GPU platforms relative to a single CPU thread (SSE vectorized) running on a Xeon X5560.

Optimization of OpenACC using Gang/Worker/Vector Clauses

- Can use OpenACC clauses to control the kernel launch configuration on NVIDIA devices.
- Explored entire parameter space of possible 2D thread-block dimensions.
 - Tested both Fermi (C2075) and Kepler (K20) GPUs, using double- and singleprecision arithmetic.
 - On all platforms, the default block size (when no vector clause was used) was observed to be 64x4.
 - Manual tuning showed performance increases ranging from 6-33% on the different GPUs. The compiler default was never found to be optimal.
- Applying approaches to eliminate "brute force" search → Starchart / Stargazer

Invent the Future

Optimization results for K20c GPU using double precision. Default: 64x4 threads/block → 68.5 GFLOPS Optimal: 16x8 threads/block → 90.6 GFLOPS

Multi-GPU Scaling

- Near-linear performance scaling using multiple GPUs.
 - Domain decomposition, with each domain partition residing on one GPU for duration of simulation (only ghost cells had to be exchanged on each iteration).
 - One control CPU thread per GPU.
 - PGI 14.1 compiler can generate code for AMD GPUs in addition to NVIDIA.

Targeted CFD Codes

SENSEI (C. Roy, Virginia Tech)

- Structured, multiblock, 2nd order, finite-volume code
- Artificial compressibility method
- 2nd-order spatial accuracy
- Artificial compressibility (AC)

GenIDLEST (D. Tafti, Virginia Tech)

- Structured, multiblock, 2nd order, finite-volume code
- Pressure projection method
- Arbitrary Lagrangian/Eulerian (ALE) and immersed boundary methods (IBM)

RDGFLO (H. Luo, NCSU)

- Unstructured, discontinuous Galerkin (DG) method
- High-order solution of compressible flows
- ALE

INCOMP3D (J. Edwards, NCSU)

- Structured, multiblock finite-volume code
- Second or higher order spatial accuracy
- ALE and IBM

VirginiaTech

Testbed Codes

- Lid-Driven Cavity
- SENSEI Lite

Status of these codes relative to co-design?

GenIDLEST: Manual GPU Optimization

GenIDLEST: GPU Dot-Product Modifications

Programmability and Portability

Dot Product: Serial on CPU

Dot Product: Parallel on GPU Device using CUDA

<u>HOST</u>

```
1. int main(int argc, char ** argv)
2. {
                                                   27
int n elem;
   double *a, *b, *ret, sum = 0.0;
4.
   //allocate and initialize a, b, and ret
5.
6.
   . . .

    double *dev a, *dev b, *dev r;

8. size t size = n elem * sizeof(double);
9. //allocate device buffers
10. cudaMalloc((void**)&dev a, size);
11. cudaMalloc((void**)&dev b, size);
12. cudaMalloc((void**)&dev r, size);
   //initialize device buffers
13.
14.
    cudaMemcpy(dev a, a, size, cudaMemcpyHostToDevice);
     cudaMemcpy(dev b, b, size, cudaMemcpyHostToDevice);
15.
16. //set grid/block size
17. ...
18. //multiply elements
19. dotProd-vmul<<<grid, block>>>(dev a, dev b, dev r,
20.
       n elem);
21.
   //partial result
22.
     cudaMemcpy(ret, dev r, size, cudaMemcpyDeviceToHost);
23. //CPU sum
24. int i;
25. for (i = 0; i < n elem; i++)
26.
     sum += ret[i];
27.}
```

Invent the Future

DEVICE (GPU)

1g] 2. 3.	lobal void dotProd-vmul(double *a, double *b, double *ret, int n_elem)	12
4. {		
5. ir	nt i;	
6. ir	nt tid = blockIdx.x *	
7.	<pre>blockDim.x + threadIdx.x;</pre>	
8. ir	nt n_threads = blockDim.x *	
9.	gridDim.x;	
10. fc	<pre>or (i=tid; i<n_elem; i+="n_threads)</pre"></n_elem;></pre>	
11.	ret[tid] = a[tid] * b[tid];	
12.}		

int main (int area when the new)	Programmability and Portal
(int arge, char ~ argv)	2. int tid int len_)
Dot Product: Optimized	Parallel on GPU Device
. //pick a mode and zeroth device	5. while (stride > 0) {
. cudaSetDevice(0)	6. if (tid < stride)
//declare host memory	7. psum[tid] += psum[tid+stride];
8. double *a, *b, *ret, []:: 0.0;	8syncthr et al (GPU)
). //allocate and initialize it	9. stride >>= 1;
0	10. }
$1 / \sqrt{2}$	40
$\frac{1}{2}$	12 //Implementation of double stemicaldd
$\frac{1}{2} \frac{1}{2} = \frac{1}$	12. // Imprementation of double atomicAdd
4 cudaMalloc(&dev_a_size):	13
5. cudaMalloc(&dev_b, size);	14. global void kernel dot Prod (double *phil. double
 cudaMalloc(&dev_s, sizeof(double)); 	*phi2, int i, int j, int k, int sx,
7. //initialize them	15. int sy, int sz, int ex, int ey, int ez,
8. cudaMemcpy(dev a, a, size,	16. int gz, T * reduction, int len)
9. cudaMemcpyHostToDevice);	17. {
0. cudaMemcpy(dev_b, a, size,	<pre>18. extern shared psum[];</pre>
<pre>1. cudaMemcpyHostToDevice);</pre>	19. int tid, x, y, z, itr;
<pre>2. cudaMemcpy(dev_r, &zero, sizeof(double),</pre>	20. bool boundx, boundy, boundz;
3. cudaMemcpyHostToDevice);	21. tid = threadIdx.x + (threadIdx.y) * blockDim.x
	22. + (threadIdx.z) * (blockDim.x * blockDim.y);
4. //set computation shape	23. $x = (blockIdx.x) * blockDim.x+threadIdx.x+sx;$
5. dim3 grid, block, snape, start, end;	$24. y = (blockldx.y) \wedge blockblm.y + threadidx.y + sy;$
7. $\operatorname{grid} = \operatorname{dim}(x, ty, tz);$	25 psum[tid] = 0.
8 shape = dim3(ni ni nk):	25. $psum[tra] = 0$, 26. $psum[tra] = (v_x) = sv_y \in (v_y \le sv_y)$.
9. start = dim $3(0, 0, 0)$;	20. boundy = $((y \ge 3y))$ at $(y \le ey))$; 27. boundx = $((x \ge sx)) \& (x \le ex))$;
0. end = dim3(ni-1, nj-1, nk-1);	
. , , , , , , , , , , , , , , , , , , ,	28. for (itr = 0; itr < qz; itr++) {
1. //run the kernel	29. z = itr*blockDim.z+threadIdx.z +sz;
<pre>2. dotProd<<<grid, block,="" tx*ty*tz*sizeof(double)="">>></grid,></pre>	30. boundz = $((z \ge sz) \&\& (z \le ez));$
 (dev_a, dev_b, shape.x, shape.y, shape.z, 	31. if (boundx && boundy && boundz)
4. start.x, start.y, start.z, end.x, end.y, end.z,	32. psum[tid] += phi1[x+y*i+z*i*j] *
5. (nk+tz-1)/tz, dev_r, tx*ty*tz);	33. phi2[x+y*i+z*i*j];
	34. }
6. //bring the dot product back	35syncthreads();
cudaMemory (ret, dev_r, sizeof(double),	<pre>3b. block_reduction(psum,tid,len_); 27</pre>
CudamemcpyDeviceToHost);	S/Syncthreads();
5.}	38 if(tid - 0)
	$\begin{array}{c} 39 \\ 39 \\ 39 \\ 39 \\ 30 \\ 30 \\ 30 \\ 30 \\$
/irginia'lech	

Invent the Future

synergy.cs.vt.edu

Dot Product via our MetaMoph Library

```
1. int main(int argc, char **argv)
2. {
                                                       22.
                                                            //set computation shape
                                                                                                         36
     //global and block sizes
                                                            a dim3 grid, block, shape, start, end;
3.
                                                       23.
     int ni, nj, nk, tx, ty, tz;
                                                            block[0] = tx, block[1] = ty, block[2] = tz;
4.
                                                       24.
     //pick a mode and zeroth device
                                                       25.
                                                            grid[0] = (ni+tx-1)/ni, grid[1] = (nj+ty-1)/ty,
5.
    whoose accel(0, accelModePreferCUDA);
                                                              grid[2] = (nk+tz-1)/tz;
6.
                                                       26.
     //declare host memory
                                                       27. shape[0] = ni, shape[1] = nj, shape[2] = nk;
7.
81
     double *a, *b, *ret, zero = 0.0;
                                                            start[0] = 0, start[1] = 0, start[2] = 0;
                                                       28.
9.
     //allocate and initialize it
                                                       29.
                                                            end[0] = ni-1, end[1] = nj-1, end[2] = nk-1;
10.
     . . .
                                                       30.
                                                            //run the kernel
                                                            accel dotProd(&grid, &block, dev_a, dev_b,
11.
     //Allocate device buffers
                                                       31.
12.
     size t size = sizeof(double)*ni*nj*nk;
                                                       32.
                                                              &shape, &start, &end, dev r, a db, true);
13.
     double *dev a, *dev b, *dev r;
     accel alloc(&dev a, size);
14.
                                                       33.
                                                            //bring the dot product back
15.
     accel alloc(&dev b, size);
                                                            accel copy d2h(ret, dev r, sizeof(double),
                                                       34.
16.
     accel alloc(&dev r, sizeof(double));
                                                       35.
                                                              false);
17. //initialize them
                                                       36.
18.
     accel copy h2d(dev a, a, size, true); -
19.
     accel copy h2d(dev b, a, size, true);
20.
     accel copy h2d(dev r, &zero, sizeof(double),
21.
       true);
                             all kernels/copies can be
                                                          grid & block specify
                                                                                 shape, start, and end allow dot
also support:
                                                                                 product on arbitrary
accelModePreferOpenCL
                             asynchronous with
                                                          thread organization a
for AMD/MIC/CPU
                                                          la CUDA/OpenCL
                                                                                 subregions of 3D space
                             flag = true, else blocking
```


Targeting one device at a time at present.

Automated Task Scheduling (with CoreTSAR)

- Automatically dividing parallel tasks across arbitrary heterogeneous compute resources simultaneously for functional portability
 - CPUs, GPUs, APUs, Co-processors, FPGAs, ...
- Intelligent runtime task scheduling for performance portability
 - Accelerators add physical heterogeneity and distributed memory
 - GPUs, FPGAs, Co-processors (Intel MIC, Tilera Tile64, etc.)
 - System topology adds heterogeneity through locality imbalance
 - Hierarchical partially-shared caches
 - Non-uniform memory access (NUMA) memory systems
 - Operating system imbalance, work unevenly distributed to cores
 - Non-uniform latency to peripheral devices

OpenMP Accelerator Behavior

Performance, Programmability, and Portability

Our Version \rightarrow OpenACC

#pragma omp parallel num_threads(2)

Performance: Hardware/Software Co-Design in context of Programmability & Portability

Our Automated Task Schedulers via Co-Design vs. 12-Core CPU

Invent the Future

SyNeRG ? synergy.cs.vt.edu

Dot Product with OpenACC

Dot Product Code Example

Evaluating OpenACC with LDC

Number of GPUs

CoreTSAR Extended OpenACC

CoreTSAR

OpenACC

```
1. void dotProd(double *a,
2.
                double *b,
3.
                double *ret,
4.
                int n elem)
5. {
6.
    int i;
    double summer = 0;
7.
8. #pragma acc kernels for independent hetero(true) \
               copyin(a[true:n elem],b[true:n elem])\
9.
               reduction(+:summer)
10.
11. for (i = 0; i < n elem; i++)
12.
       summer += a[i] * b[i];
13. *ret = summer;
14.}
```

'irginiaTech

Invent the Future

```
1. void dotProd(double *a,
2.
                double *b,
3.
              double *ret,
4.
                int n elem)
5. {
6.
     int i;
     double summer = 0;
7.
8. #pragma acc kernels for independent \setminus
9.
               copyin(a[n elem], b[n elem]) \
               reduction(+:summer)
10.
11. for (i = 0; i < n elem; i++)
12.
       summer += a[i] * b[i];
13. *ret = summer;
14.}
```

Three small changes, target **all** devices with coscheduling!

Multi-GPU LDC with CoreTSAR

Intra-NEcosystem for Heterogeneous Parallel Computing

MANUAL CO-DESIGN



Heterogeneous Parallel Computing Platform

UirginiaTech



Roadmap

- Vision
- Team
- Approach: Synergistic Co-Design
- Artifacts
 - Optimized CFD Codes
 - CoreTSAR / AffinityTSAR
 - MetaMorph
 - MPI-ACC
 - VOCL:Virtual OpenCL
- Achievements & Publications
- Next Steps







Vision: Abstraction Library \rightarrow MetaMorph

Motivation

- Architectures changing rapidly \rightarrow scientists should *not* have to rewrite codes!

- Goal
 - Community-driven development of accelerated back-ends and plugins
 - Support for distributing workload onto the right device(s) with minimal user intervention, i.e.
 - Automatic load balancing at runtime to deliver better performance and resource utilization (via CoreTSAR)
- Desired Features

Invent the Future

- Usable by non-architecture experts (via drop-in replacement functions)
- How? Hide accelerator-centric languages & optimizations behind a standard interface





MetaMorph: Updates

- Poster session at SC'14
 - MetaMorph: A Modular Library for Democratizing the Acceleration of Parallel Computing across Heterogeneous Devices
 - Strong interest in an HSA-native backend
 - AMD et. al
 - Moderate interest in an OpenMP backend
 - target Intel MIC and CPU natively
 - Intel might be considering dropping OpenCL CAPI
 - Several papers on implementing SpMV GPU
 - operations on CSR and similar sparse structures, efficiently and without expanding to dense form^{CUDA}Backend
 - Paper on communication-avoiding Krylov for CPU/GPU hybrid clusters







MetaMorph: Updates

- Data Marshalling & Face Transform Survey
 - Three replies: GenIDLEST, INCOMP3D, and SENSEI
 - Needed operations
 - Transpose, Rotate (90/180/270), Mirror;
 - GenIDLEST also needs Interpolate.
 - SENSEI needs Z-ordering inversal of XY planes
- Potential use in a Smooth Particle Hydrodynamics (SPH) code
 - Essentially a particle-in-cell (PIC) code w/ sorted array of particles indexed by cell
 - Needs MPI capability to transfer "extents" of contiguous memory containing particles for a given cell





MetaMorph: Future Work

- Incorporation of remaining face transforms
 - Rotations, mirroring, and scaling
- Validation of ASYNC variants of face transforms and exchanges
 - MPI exchanges should be the most tricky, due to callback chains and helper functions required for transparent management of async transfers
- Develop plane ordering inversal primitive for SENSEI
- Identify and Isolate primitives needed by computational math
 MatVec operations, Multigrids, other computational patterns
- Expand MPI plugin to transfer "extents" and sets of extents
 - to support SPH and other Particle-in-cell style computations
- Investigate ParMETIS interoperability for potential plugin





Inter-Node **Ecosystem for Heterogeneous Parallel Computing**

- Goal
 - Co-designed data movement library that hides all the hardware and system software details from the algorithm developer while supporting a multitude of environments





Compute Node : 1

'irginiaTech

Invent the Future







Data Movement in CPU-GPU Clusters









MPI-ACC: Generalized Runtime for Accelerator Systems



WirginiaTech

Synergy.cs.vt.edu

Performance: Hardware/Software Co-Design in context of Programmability & Portability

Performance: Hardware/Software Co-Design in context of Programmability & Portability

MPI+CUDA vs. MPI-ACC

Time (seconds)

- Accelerates data movement operations by two orders of magnitude
- Enables new application-level optimizations





MPI-ACC runtime optimized



synergy.cs.vt.edu



VOCL: A Virtual Implementation of OpenCL for Access and Management of Remote GPU Devices

GPU Virtualization

- Transparent utilization of remote GPUs
 - Remote GPUs look like local "virtual" GPUs
 - Applications can access them as if they are regular local GPUs
 - VOCL will automatically move data and computation

- Efficient GPU resource management

- Virtual GPUs can migrate from one physical GPU to another
- If a system admin wants to add or remove a node, he/she can do that while applications are running (hot-swap capability)



- "VOCL: An Optimized Environment for Transparent Virtualization of Graphics Processing Units," *IEEE Innovative Parallel Computing*, May 2012.
- "Transparent Accelerator Migration in a Virtualized GPU Environment," IEEE/ ACM International Symposium on Cluster, Cloud and Grid Computing, May 2012.







Invent the Future

synergy.cs.vt.edu

Roadmap

- Vision
- Team
- Approach: Synergistic Co-Design
- Artifacts
 - Optimized CFD Codes
 - CoreTSAR / AffinityTSAR
 - MetaMorph
 - MPI-ACC
 - VOCL:Virtual OpenCL
- Achievements & Publications
- Next Steps







Sampling of Achievements

- Computer Science
 - At Run Time: Automated run-time system that maps the right task(s) to the right processor at the right time for best performance \rightarrow vendors
 - Identified commonality for library for CFD codes: generalized GPU-to-GPU communication (via MPI), ghost-cell exchange between GPUs, ...





Publications in 2014 (1 of 3)

- B. Pickering, C. Jackson, T. Scogland, W. Feng, C. Roy, "Directive-Based GPU Programming for Computational Fluid Dynamics," 52nd AIAA Aerospace Sciences Meeting (SciTech), National Harbor, MD, Jan. 2014.
- 2. Y. Xia, L. Luo, H. Luo, J. Edwards, F. Mueller, "GPU Acceleration of a Reconstructed Discontinuous Galerkin Method for Compressible Flows on Unstructured Grids," 52nd AIAA Aerospace Sciences Meeting (SciTech), National Harbor, MD, Jan. 2014.
- Y. Xia, H. Luo, L. Luo, J. Edwards, J. Lou, F. Mueller, "OpenACC-based GPU Acceleration of a 3-D Unstructured Discontinuous Galerkin Method," 52nd AIAA Aerospace Sciences Meeting (SciTech), National Harbor, MD, Jan. 2014.
- L. Luo, J. Edwards, H. Luo, F. Mueller, "Performance Assessment of Multi-block LES Simulations using Directive-based GPU Computation in a Cluster Environment," 52nd AIAA Aerospace Sciences Meeting (SciTech), National Harbor, MD, Jan. 2014.
- 5. C. Li, Y. Yang, H. Dai, S. Yan, F. Mueller, H. Zhou, "Understanding the Tradeoffs between Software-Managed vs. Hardware-Managed Caches in GPUs," *IEEE International Symposium on Performance Analysis of Systems and Software*, Mar. 2014.
- 6. T. Scogland, W. Feng, B. Rountree, B. de Supinski, "CoreTSAR: Adaptive Worksharing for Heterogeneous Systems," *Int'l Supercomputing Conf.*, Leipzig, Germany, Jun. 2014





Publications in 2014 (2 of 3)

- L. Luo, J. Edwards, H. Luo, F. Mueller, "GPU Port of a Parallel Incompressible Navier-Stokes Solver based on OpenACC and MVAPICH2," AIAA Aviation 2014, Atlanta, GA, Jun. 2014.
- 8. Y. Xia, L. Luo, H. Luo, J. Lou, J. Edwards, F. Mueller, "On the Multi-GPU Computing of a Reconstructed Discontinuous Galerkin Method for Compressible Flows on 3D Hybrid Grids," 7th AIAA Theoretical Fluid Mechanics Conference, Atlanta, GA, Jun. 2014.
- A. Amritkar, D. Tafti, P. Sathre, K. Hou, S. Chivakula, W. Feng. "Accelerating Bio-Inspired MAV Computations using GPUs." AIAA Aviation and Aeronautics Forum and Exposition 2014, Atlanta, GA, Jun. 2014.
- K. Swirydowicz, E. de Sturler, X. Xu, C. Roy, "Fast Solvers and Preconditioners," SIAM Annual Meeting, Chicago, IL, Jul. 2014.
- II. A.Amritkar, D.Tafti. "CFD Computations using Preconditioned Krylov Solver on GPUs." ASME 2014 Fluids Engineering Division Summer Meeting, Chicago, IL, Aug. 2014.
- K. Swirydowicz, A. Amritkar, E. de Sturler, D. Tafti. "Recycling Krylov Subspaces for CFD Application," ASME 2014 Fluids Engineering Division Summer Meeting, Chicago, IL, Aug. 2014.





Publications in 2014 (3 of 3)

- E. Zharovsky, A. Sandu, H. Zhang, "A Class of IMEX Two-step Runge-Kutta Methods," SIAM Journal on Numerical Analysis, 2014.
- 14. H. Zhang, A. Sandu, "FATODE: A Library for Forward, Adjoint, and Tangent Linear Integration of ODEs," SIAM Journal on Scientific Computing, 2014.
- 15. P.Tranquilli, A. Sandu, "Rosenbrock-Krylov Methods for Large Systems of Differential Equations," SIAM Journal on Scientific Computing, 36(3):1313-1338, 2014.
- A. Cardone, Z. Jackiewicz, A. Sandu, H. Zhang, "Extrapolated IMEX Runge-Kutta Methods," *Mathematical Modelling and Analysis*, 19(1):18-43, 2014.
- A. Cardone, Z. Jackiewicz, A. Sandu, H. Zhang, "Extrapolation-Based Implicit-Explicit General Linear Methods," *Numerical Algorithms*, 65(3):377-399, 2014.
- 18. H. Zhang, A. Sandu, "Application of implicit-explicit general linear methods to reaction diffusion problems," 12th International Conference of Numerical Analysis and Applied Mathematics (ICNAAM 2014), Rodos Palace Hotel, Rhodes, Greece, September 2014.





Thesis Manuscripts in 2014

- Nishanth Balasubramanian, "ScalaMemAnalysis: A Compositional Approach to Cache Analysis of Compressed Memory Traces," M.S. Thesis, Dept. of Computer Science, North Carolina State University, Jun. 2014. Now at NVIDIA.
- Brent Pickering, "Evaluating the OpenACC API for Parallelization of CFD Applications," M.S. Thesis, Dept. of Aerospace and Ocean Engineering, Virginia Tech, Jul. 2014. Now pursuing Ph.D. at Virginia Tech.
- Thomas Scogland, "Runtime Adaptation for Autonomic Heterogeneous Computing," Ph.D. Thesis, Dept. of Computer Science, Virginia Tech, Aug. 2014. Heading to DOE Lawrence Livermore National Laboratory.







Synergistic Co-Design for DARPA Challenges



Height: 5ft 10in (1.78m) Weight: 143lbs (65kg) Wingspan: 82in (2.08m)







http://www.theroboticschallenge.org/

I I Finalists (w/ two from Virginia Tech)

- **Team ViGIR**
- **Team Valor**

Team ViGIR







What's Next? (Last Year)

- Platforms
 - AMD & Intel CPU, AMD APU, AMD & NVIDIA GPUs, Intel MIC
- Towards Ease of Use and Automation (for Performance, Programmability, and Portability)
 - Web resource for tenets of synergistic co-design
 - ... between algorithms, software, and hardware \rightarrow automation (long term)
 - Towards a CFD library for heterogeneous computing systems
 - GPU-integrated MPI vs. GPUDirect, ghost cell exchange, bounds checking, ...
 - Code repositories for production codes
- GPU-Integrated MPI Evaluation
 - Experimental platforms (MIC and next-generation APU w/ "infinite memory")
- GPU mixed-precision solvers, GPU-efficient preconditioners
- GPU-efficient accurate and stable high-order time stepping





Plans for Upcoming Year

SENSEI-LDC

- Publish article with de Sturler's group on preconditioners/solvers for GPU
- Collaborate w/ Meuller's group on MemTrace (explicit and implicit codes)

SENSEI-Lite

- Complete code development to include viscous terms & implicit Jacobian
- Collaborate with Sandu's group on time accurate solutions
- Collaborate with de Sturler's group on preconditioners/solvers

SENSEI

- Improve general preconditioners/solvers and implementation on GPU w/ de Sturler's group
- Develop strategy for handling function pointers and allocatables within OpenACC w/ Feng's group

Implement OpenACC directives in SENSEI code base w/ Feng's group
 VirginiaTech
 Invent the Future

Synergy.cs.vt.edu

RDGFLO and INCOMP3D: Next Steps

- Further Porting of RDGFLO
 - Hierarchical WENO reconstruction, implicit time integration and turbulence model (LES)
- Porting of the full version of INCOMP3D
 - 3D LDFSS, implicit time integration, full IB support and turbulence model (LES)
- Biggest hurdle: multi-GPU MPI communication
 - Avoid explicit GPU-CPU transfer during MPI data exchanges.
 - A CUDA-aware MPI implementation (currently MVAPICH2) is used, which can take advantage of the best implementation available (GPUDirect, hardware RDMA in CUDA5).
 - Current MPI Fortran interface does not support operations on OpenACC variables directly. Manual data packing on GPU using explicit CUDA programming is still required in OpenACC codes.





Year One: CS (Needs to be updated. Also less text.)

- Conduct R&D on optimizing and automating heterogeneous computing at the node level, e.g., automated run-time scheduling
- Develop, characterize, and optimize/re-factor dwarf abstractions (composition of dwarfs?)
- Interact with methods/algorithms and applications teams on mapping to heterogeneous systems. (Slightly more detail needed, e.g., tradeoffs on mapping explicit/implicit to GPU, data-transfer overhead of codes, interfacing to linear solvers like Trilinos, etc.)
- Support domain scientists on heterogeneous computing w/ GPUs
- Infrastructure: Tools for domain scientists and engineers, e.g., PGI Accelerator Suite (including OpenACC, PGI Fortran compiler, etc.)
- Hire CS postdoc and 2 GRAs (Adrian + Wu)
 - GRA Ross Glandon: Continue to educate him(self) on both time stepping algorithms and parallel computing
 - Other GRA still to be hired (from Kaixi, Sriram, Aniket, Lokendra: post-September 2013, Tom: post-September 2013)





Next Steps

Next steps

- A list of (re-factored) deliverables and tasks for our program manager.

- Need a picture of hierarchical parallelism
 - Need a picture of MPI ... domain scientists responsible for mapping/ decomposition
 - Need a picture of OpenMP/OpenCL ... automated portion for supporting task scheduling





Ongoing and Upcoming Tasks

- Further Porting of RDGFLO
 - Hierarchical WENO reconstruction; Implicit time integration
 - Large eddy simulation
- Porting of the full version of INCOMP3D
 - 3D LDFSS, implicit time integration
 - Full IB support, turbulence model (LES) and multi-phase, reacting fluids
- Multiple GPUs with MPI communication
 - Avoid explicit GPU-CPU transfer during MPI data exchanges.
 - A CUDA-aware MPI implementation (currently MVAPICH2) is used, which can take advantage of the best implementation available (GPUDirect hardware RDMA in CUDA5).
 - Mix OpenACC with CUDA-aware MPI calls. Current MPI interfaces does not support OpenACC variables directly.





Mobile and Desktop Supercomputing

- Description
 - AMD GPUs (4), NVIDIA GPUs (4), AMD APUs (2), Intel MIC (2)
- Pictures of above
 - Note early access to potpourri of experimental architectures
- Make sure to give 5-second blurb to "memory-unlimited" GPU, i.e., AMD Radeon 7990 and 8970.
 - How? Virtual memory addressing. Limited only by system memory.





Acknowledgements

- This work was funded by the Air Force Office of Scientific Research (AFOSR) Computational Mathematics Program
 - Program Manager: Fariba Fahroo
 - Grant No. FA9550-12-1-0442







APPENDIX





LINPACI

HPL: High-Performance Linpack

• Top500 (

- - Encourage features
 - Overall u
 - Used as





HPCG: High-Performance Conjugate Gradient





What is an AMD APU?

Paradox Solved: One Design, Fewer Watts, Massive Capability



synergy.cs.vt.edu



Collaborations with Math

Collaboration on the implicit SENSEI-LDC code

- Focus is on solvers and preconditioners
- Maximum efficiency is found when considering interactions between: matrix storage format, memory use, hardware, preconditioner, solver
- K. Swirydowicz, E. de Sturler, X. Xu, and C. J. Roy, "Fast Solvers and Preconditioners," SIAM Annual Meeting, Chicago, IL, July 7-11, 2014

Collaboration on SENSEI

- SENSEI uses modern Fortran, but includes ISO-C bindings so we can interface with existing solvers in C
- SENSEI uses a built in CPU solver library (Fortran), but has recently been extended towards GPU functionality using the CUDA ITSOL interface (C); this is the same interface used by de Sturler's group
- The folks in Math should now have access to the SENSEI GIT repository





Collaborations with CS

Collaboration w/ Feng's group: SENSEI-LDC and SENSEI

- Worked with Tom Scogland to get explicit SENSEI-LDC code running on multiple GPUs (AIAA Paper, journal submission in progress)
- Developed plan for GPU-parallelizing SENSEI using OpenACC
- B. P. Pickering, C. W. Jackson, T. R. W. Scogland, W.-C. Feng, and C. J. Roy, "Directive-Based GPU Programming for Computational Fluid Dynamics," AIAA Paper 2014-1131, 52nd Aerospace Sciences Meeting, National Harbor, MD, January 13-17, 2014

Collaboration w/ Sandu's group: SENSEI-Lite

- Developed a MATLAB version of SENSEI: the "real" SENSEI-Lite
- Current code capabilities: structured grid, general geometry, finite volume method, single block, inviscid, and explicit solver
- Upcoming capabilities: viscous (Navier-Stokes) & implicit w/ full Jacobian
- Sandu's group currently has access to code through github
- Sandu's group will use the implicit code for studying their IMEX and ROK/EXPK
 Schemes for time accurate simulations
 Synergy.cs.vt.edu
Intra-NEcosystem for Heterogeneous Parallel Computing

MANUAL CO-DESIGN



Heterogeneous Parallel Computing Platform

UirginiaTech



Acceleration Potential of Kernels

- Parallelism: Multicores and Accelerators (GPUs, Intel MIC)
- Problem: Existing Codes Sequential or Coarse Parallelism
 Ad-hoc approach parallelization → unknown results
- Vision: Infer speedup potential before refactoring code
 - I. Determine variable reuse for given architecture
 - 2. Estimate speedup for fine-grained parallelization
 - 3. Assess effects of manual code and data transformations
 - 4. Suggest (or auto-generate) code and data transformations





Overview of MAV Requirements

	Processing	Communic.	Memory	
Algorithm Choice	Req'ts	Req'ts	Req'ts	
Grid Type				High
Structured				
Unstructured				
Spatial Discretization				Medium
Finite Difference				
Finite Volume				
Finite Element				Low
Temporal Discretization				
Explicit				
Implicit (line)				
Implicit (plane)				
Implicit (volume)				





Targeted CFD Codes

SENSEI (C. Roy, Virginia Tech)

- Structured, multiblock, 2nd order, finite volume code
- Artificial compressibility method
- Arbitrary Lagrangian/Eulerian (ALE) 2nd or higher order spatial accuracy
- Artificial compressibility (AC) and immersed boundary (IB) methods

GenIDLEST (D. Tafti, Virginia Tech)

- Structured, multiblock, 2nd order, finite volume code
- Pressure projection method
- ALE and immersed boundary methods (IBM)

RDGFLO (H. Luo, NCSU)

- Unstructured, discontinuous Galerkin (DG) method
- High-order solution of compressible flows

INCOMP3D (J. Edwards, NCSU)

- Structured, multiblock finite volume code
- Second or higher order spatial accuracy
- ALE and IBM





GPU GenIDLEST: Preliminary Profiling

Performance Breakdown

Time %	Component
44%	kernel_pc_jac_blk2_pc_ortho
19.3%	GPU-CPU Data Transfers
7.32%	kernel_pc_jac_glb2_ortho
7.13%	kernel_matxvec2_ortho

- Data marshaling performed on GPU, but ...
 - Data transfers still ~ 20% of execution time
 - Maximum speedup achievable: 5x! (Amdahl's law)
 - Better overlapping of computations with transfers \rightarrow MPI-ACC





GPU GenIDLEST: Issues

- Kernels operating at low occupancy
 - 52% @ 75% occupancy, 33% @ 25% occupancy, 15% @ < 25% occupancy</p>
 - Manual optimization techniques: (1) Improved register usage, (2) optimize use of in-kernel resources, and (3) concurrent kernel execution
- Reductions performed on CPU
 - Entails transferring data back to CPU for reduction
 - Efficient reduction algorithms available for GPU \rightarrow port reduction to GPU
- Linear algebra kernels saxpy, daxpy, matrix-vector multiply
 - I 5% of execution time
 - Benchmark performance against GPU BLAS libraries
- Sliced array data transfers in CUDA Fortran
 - Results into multiple cudaMemcpy calls for a single data transfer. OUCH!





Targeted CFD Codes

SENSEI (C. Roy, Virginia Tech)

- Structured, multiblock, 2nd order, finite volume code
- Artificial compressibility method
- Arbitrary Lagrangian/Eulerian (ALE) 2nd or higher order spatial accuracy
- Artificial compressibility (AC) and immersed boundary (IB) methods

GenIDLEST (D.Tafti, Virginia Tech)

- Structured, multiblock, 2nd order, finite volume code
- Pressure projection method
- ALE and immersed boundary methods (IBM)

RDGFLO (H. Luo, NCSU)

- Unstructured, discontinuous Galerkin (DG) method
- High-order solution of compressible flows

INCOMP3D (J. Edwards, NCSU)

- Structured, multiblock finite volume code
- Second or higher order spatial accuracy
- ALE and IBM





RDGFLO: Overview

<u>Reconstructed</u> <u>Discontinuous</u> <u>Galerkin</u> <u>Flow</u> Solver

Key Features

- Compressible Navier-Stokes / Euler equations.
- Third-order reconstructed discontinuous Galerkin (DG) finite element method.
- Unstructured hybrid grids, i.e., tetrahedron, prism, pyramid, hexahedron.
- Time-accurate and steady-state solution schemes.
- MPI-based parallel computing on CPU clusters.



Need GPU acceleration for RDGFLO because ...

High-order methods are expensive for large-scale problems in terms of computing time!

Rewriting a huge legacy code using CUDA is too costly. Alternatively, ...

OpenACC does not require much change of data structures and algorithms in a legacy code.





RDGFLO: GPU Parallelization

Race condition occurs in GPU parallelization in loops over faces when data writes to their left and right cell arrays.

Example: the elemental residual array for the cell (red) can be overwritten simultaneously in multiple GPU cores in loops over its faces by its face-neighboring cells (blue).

Coloring algorithm: reorder face indices and pack them in groups; Criterion: faces that share common elements do not reside in the same group (the same strategy in the case of OpenMP).

Example: an ACC sequential loop over the groups is nested outside the ACC parallel loop over the faces (the original loop is untouched).

All geometric and solution arrays are copied from host to device only once. For steadystate problems, solution arrays are only copied back to host memory at the end of time iterations and dumped in files.









RDGFLO: Weak Scaling Tests



- -- CPU: AMD Opteron Processor 6128
- -- GPU-type I: nVidia Tesla C2050
- -- GPU-type2: nVidia Tesla K20c

Preliminary Result: A speedup factor of 20x (or more) is achievable.





Targeted CFD Codes

SENSEI (C. Roy, Virginia Tech)

- Structured, multiblock, 2nd order, finite volume code
- Artificial compressibility method
- Arbitrary Lagrangian/Eulerian (ALE) 2nd or higher order spatial accuracy
- Artificial compressibility (AC) and immersed boundary (IB) methods

GenIDLEST (D.Tafti, Virginia Tech)

- Structured, multiblock, 2nd order, finite volume code
- Pressure projection method
- ALE and immersed boundary methods (IBM)

RDGFLO (H. Luo, NCSU)

- Unstructured, discontinuous Galerkin (DG) method
- High-order solution of compressible flows

INCOMP3D (J. Edwards, NCSU)

- Structured, multiblock finite volume code
- Second or higher order spatial accuracy
- ALE and IBM





INCOMP3D: Overview

Multi-block Incompressible Navier-Stokes Solver for Large Eddy Simulation

Key Features

- Higher order PPM / central-difference schemes
- Fully implicit time evolution using dual-time stepping methodology
- Multi-block structured meshes (MPI parallelism)
- Immersed boundary methods for complex motion events



Need GPU acceleration for INCOMP3D to reduce costs associated with large-eddy simulation at high Reynolds numbers





INCOMP3D: GPU Parallelization

- Two scaled-down versions realized
- OpenACC (ACC) port

- Main loop is carried out on GPU only. All essential arrays remain on GPU main memory. Temporary data arrays are created directly on GPU.
- One code can be compiled into pure CPU or GPU-accelerated versions, using different compiler options. This facilitates long-term maintenance.

CUDA Fortran (CUF) port

- Each time step are carried out by one monolithic kernel, which includes residual calculation and time marching.
- Residual array is directly created in shared memory; time step is local to each thread. Memory requirement is greatly reduced.
- Overlapping blocks are used, due to inter-thread data dependency.
- Residual calculation involves flux grouping by direction (i and j directions), to avoid memory contingency.
- CUDA Fortran array overhead identified and solved using global variables.





INCOMP3D: Initial Findings

- ACC and CUF both achieved significant speedup over CPU
- CUF achieved better performance, but requires much more effort to port and maintain
 - Direct access of shared memory allows greater flexibility on algorithms.
 - Easier to make mistakes; harder to debug.
- ACC provides a good compromise between CPU and CUDA
 - Good speedup (~10x), with minimal to moderate effort on porting.
 - Easier to debug and maintain.

Invent the Future

Example: steady-state flow inside a channel with 3 circular obstacles, Re=200.All results (in seconds) are obtained using nVidia c2050.



Upcoming Tasks (Edwards)

- Accuracy study and optimization of 2-stage BILU(0)
 - Storage of factorized $D\downarrow i, j, k$ is different from the original algorithm.
 - Triangle substitution needs modification.
 - Solver accuracy may be slightly different from the original codes.
- Scheduling multiple blocks on one GPU rehashing
 - Balance must be found between "size of blocks" vs. "number of blocks".
- Improvement on MPI

Invent the Future

- Recently available hardware GPU RDMA may improve MPI efficiency.
- General data exchange libraries can be adopted.
- Atomic operations instead of coloring schemes
 - Atomic operations are now available in PGI's latest compilers supporting OpenACC 2.0.
- Two-level synchronization in wavefront scheme
- Further optimizations of other kernels (flux, BC, LHS)



Collaboration (Edwards)

- Collaboration with F. Muller's group (NCSU CS)
 - Invaluable cluster and software support by Muler's group.
 - Technical challenges on OpenACC and CUDA are actively discussed.
- Collaboration with RDGFLO3D (NCSU MAE)
 - Repositories of codes are set up for easy access.
 - Common algorithms on implicit methods are shared, reducing code development effort.
 - Y. Xia, L. Luo, H. Luo, J. Lou, J. Edwards, F. Mueller, "On the Multi-GPU Computing of a Reconstructed Discontinuous Galerkin Method for Compressible Flows on 3D Hybrid Grids," AIAA Aviation 2014, Georgia
- Incorporation of GPU-aware functionalities of MVAPICH2 (VT CS)
 - With the support on MVAPICH2 from Hao Wang, INCOMP3D is able to conduct efficient data transfers across GPUs on different cluster nodes.
 - Portability of the data transfer codes is greatly improved.
 - H. Wang, S. Potluri, D. Bureddy, C. Rosales, D. K. Panda, "GPU-Aware MPI on RDMA-Enabled Clusters: Design, Implementation and Evaluation," IEEE Transactions on Parallel and Distributed Systems, vol. 99, PrePrints, 2014.
- Advanced wavefront scheme for the implicit solvers (VT CS)
 - An advanced synchronization scheme pioneered by Feng's group (VT CS) is being studied.
 - S. Xiao, W. Feng, "Inter-Block GPU Communication via Fast Barrier Synchronization," 24th IEEE International Parallel and Distributed Processing Symposium, Atlanta, Georgia, April 2010.



synergy.cs.vt.e&&

Publications in 2013

- P. Tranquilli, A. Sandu, "Rosenbrock-Krylov Methods for Large Systems of Differential Equations" <u>http://arxiv.org/abs/1305.5481</u>, May 2013.
- J. M. Derlaga, T. S. Phillips, C. J. Roy, "SENSEI Computational Fluid Dynamics Code: A Case Study in Modern Fortran Software Development," AIAA Paper 2013-2450, 21st AIAA Computational Fluid Dynamics Conf., June 2013.
- S. R. Glandon, P.Tranquilli, A. Sandu, "Acceleration of Matrix-Free Time Integration Methods", Workshop on Latest Advances in Scalable Algorithms for Large-Scale Systems (ScalA) at SC13, November 2013.





Publications (Under Review and In Preparation)

Under Review

- P.Tranquilli, A. Sandu, "Exponential-Krylov Methods for Ordinary Differential Equations," Journal of Computational Physics.
- H. Zhang, A. Sandu, S. Blaise: High Order Implicit-Explicit General Linear Methods with Optimized Stability Regions," SIAM Journal on Scientific Computing, MS 097670.
- A.Aji et al., "MPI-ACC: GPU-Integrated MPI for Scientific Applications," IEEE Transactions on Parallel & Distributed Systems.
- T. Scogland, W. Feng, B. Rountree, B. de Supinski, "CoreTSAR: Core Task-Size Adapting Runtime," IEEE Transactions on Parallel & Distributed Systems.
- J. Lou, Y. Xia, L. Luo, H. Luo, J. Lou, J. Edwards, F. Mueller, "OpenACC-based GPU Acceleration of a *p*-multigrid Discontinuous Galerkin Method for Compressible Flows on 3D Unstructured Grids," AIAA Science and Technology Forum.
- In Preparation
 - B. Pickering, C. Jackson, T. Scogland, W. Feng, C. Roy, "Directive-Based GPU Programming for Computational Fluid Dynamics," in preparation for *Computers and Fluids*, Aug. 2014.
 - J. Derlaga, T. Phillips, C. J. Roy, "SENSEI Computational Fluid Dynamics Code: A Case Study in Modern Fortran Software Development," in preparation for *Journal of Aerospace Computing, Information, and Communication*, Aug. 2014.
 - K. Swirydowicz, E. de Sturler, X. Xu, and C. Roy, "Effective Solvers and Preconditioners on GPUs for CFD Applications," in preparation for *Parallel Computing*.
 - A. Amritkar, E. de Sturler, K. Swirydowicz, D. Tafti, K. Ahuja, "Recycling Krylov Subspaces for CFD Applications," in preparation for *Computer Methods in Applied Mechanics and Engineering*.
 - A. K. Grim McNally, M. Li, E. de Sturler, S. Gugercin, "Preconditioning Parameterized Linear Systems," in

Synerg

synergy.cs.vt.edu

Virginia lech

Invent the Future