



Why compute using memristor crossbars?



Memristor and Memristor Crossbars




Memristor Sneak Path Operations		Row-to-Column Behavior	Column-to-Row Behavior	Example
Turned-On Memristor	Turned-Off Memristor			
		(1.1) $\begin{matrix} \dots & & \dots \\ -0 & \dots & 01 \\ \dots & & \dots \end{matrix} \Rightarrow \begin{matrix} \dots & & \dots \\ -0 & \dots & 01 \\ \dots & & \dots \end{matrix}$	(2.1) $\begin{matrix} \dots & & \dots \\ -10 & \dots & 0 \\ \dots & & \dots \end{matrix} \Rightarrow \begin{matrix} \dots & & \dots \\ -10 & \dots & 0 \\ \dots & & \dots \end{matrix}$	
		(1.2) $\begin{matrix} -0 & - \\ \vdots & \vdots \\ -0 & - \\ -1 & - \end{matrix} \Rightarrow \begin{matrix} -0 & - \\ \vdots & \vdots \\ -0 & - \\ -1 & - \end{matrix}$	(2.2) $\begin{matrix} -1 & - \\ -0 & - \\ \vdots & \vdots \\ -0 & - \end{matrix} \Rightarrow \begin{matrix} -1 & - \\ -0 & - \\ \vdots & \vdots \\ -0 & - \end{matrix}$	


Memristor Crossbars: Computing and Storage

- A “memory-resistor” or memristor can perform both computation and storage.
- Nanoscale memristors can be assembled into high-density 2-D arrays or crossbars.
- Flow of current through “sneak paths” in a nanoscale crossbar can be used to perform computation.
- Data can be stored on memristors - the stored data in the memristors can modulate the flow of information through “sneak-paths” in a crossbar.

1-bit Addition using Sneak Paths - Rule-based Manual Design



What is a “sneak” path?




Rules for Implementing Boolean Computations in Crossbars

$$M_{\phi_1 \wedge \phi_2} = \begin{pmatrix} 0 & \dots & 0 \\ \dots & M_{\phi_1} & \dots \\ 0 & \dots & 0 \\ \vdots & \vdots & \vdots \\ 0 & \dots & 0 \end{pmatrix} \begin{pmatrix} 0 & \dots & 0 \\ \dots & M_{\phi_2} & \dots \\ 0 & \dots & 0 \\ \vdots & \vdots & \vdots \\ 0 & \dots & 0 \end{pmatrix}$$

$$M_{\phi_1 \vee \phi_2} = \begin{pmatrix} 1 & \dots & 0 & \dots & 0 & 0 \\ \dots & M_{\phi_1} & \dots & \dots & \dots & \dots \\ 0 & \dots & 0 & \dots & 0 & 0 \\ 1 & 0 & \dots & 0 & \dots & 0 \\ 0 & 0 & \dots & 0 & \dots & 0 \\ \vdots & \vdots & \vdots & \vdots & \dots & \vdots \\ 0 & 0 & \dots & 0 & \dots & 1 \end{pmatrix} \begin{pmatrix} 0 & \dots & 0 \\ \dots & M_{\phi_2} & \dots \\ 0 & \dots & 0 \\ \vdots & \vdots & \vdots \\ 0 & \dots & 0 \\ \dots & \dots & \dots \\ 0 & \dots & 0 \end{pmatrix}$$

Algorithmically Designed 1-bit Addition Circuit



1-bit Addition using Algorithmically Designed Sneak Paths

A	B	C _{in}	s	s (measured)	C _{out}	C _{out} (measured)
0	0	0	0	0.0012 V	0	0.0003 V
0	1	0	1	1.4284 V	0	0.0012 V
1	0	0	1	1.4285 V	0	0.0012 V
1	1	0	0	0.0018 V	1	1.6665 V
0	0	1	1	1.4285 V	0	0.0012 V
0	1	1	0	0.0012 V	1	1.5384 V
1	0	1	0	0.0013 V	1	1.6666 V
1	1	1	1	1.3908 V	1	1.7550 V

Ongoing and Future Work

- We have experimentally verified the 1-bit adder design.
- We have designed crossbar circuits that operate in the presence of stuck-at faults.
- We have algorithmically designed 2-bit adders and multipliers.
- Experimental validation of 2-bit arithmetic and logical circuits is ongoing.